Employers

Design Engineering Manager

col-narrow-left   

Job ID:

42556

Location:

San Jose, CA 

Category:

Engineering
col-narrow-right   

Job Views:

592

Zip Code:

95123

Employment Type:

Full time

Posted:

11.30.2016
col-wide   

Job Description:

We have an awesome opportunity for a Design Engineering Manager to join a new program on the SoC Design team. This team is designing future generations of high-performance CPU and IO subsystems that are combined with FPGA logic to give unparalleled flexibility to systems designers. 

In this highly visible role, you will:
  • Own and manage design and implementation of complex blocks to meet functional, performance, timing, area and power requirements while remaining hands on technical.
  • Guide and review verification for blocks owned
  • Guide junior engineers on best practice as well as efficient and low-risk design
  • Design and implement logic functions that enable efficient test and debug
  • Participate in silicon bring-up for features owned
  • Interface with different groups in the company to achieve smooth integration of deliverables
 
Desired Qualifications
  • BSEE or equivalent plus at least 8 years of relevant experience.
  • Experience in architecting, designing, validating and characterizing major arbitration logic or complex FSM of an SOC
  • Previous experience in an Engineering Management role, Technical Project Lead, Project Manager, or similar
  • Strong automation experience using scripting techniques such as PERL, Python or TCL
  • Simulation experience with industry-standard EDA tools (from Cadence, Synopsys or Mentor) for building block level verification suites including debug
  • Experience with synthesis, static timing analysis & optimization
  • Ability to develop clear and concise engineering documentation
  • Excellent verbal and written communication skills
  • Excellent organizational skills and attention to detail
Preferred Qualifications
  • Understanding of ARM architecture, processors and AMBA protocols
  • MBIST, LBIST, Scan, Scan Compression, ATPG and JTAG design
  • Working in design teams distributed over multiple sites
  • Post-silicon validation and debug
  • FPGA knowledge and emulation
  • Xilinx ISE or Vivado Design Suite and Xilinx Embedded Development Kit
Company Info
Xilinx
2100 Logic Dr.
San Jose, CA, United States

Phone: (408) 879-6085
Web Site: www.xilinx.com

Company Profile